

FIG. 2A




FIG. 2A




FIG. 4

FIG. 5




FIG. 5

[illegible]

15	PEN	14	PEN	13	PEN	12	PEN	11	PEN	10	PEN	9	PEN	8	PEN	7	PEN	6	PEN	5	PEN	4	PEN	3	PEN	2	PEN	1	PEN	0	PEN
----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	---	-----	---	-----	---	-----	---	-----	---	-----	---	-----	---	-----	---	-----	---	-----	---	-----

132 

FIG. 6B

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	STOP ₁₀	STOP ₉	STOP ₈	STOP ₇	STOP ₆	STOP ₅	STOP ₄	STOP ₃	STOP ₂	STOP ₁	STOP ₀

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	START ₉	START ₈	START ₇	START ₆	START ₅	START ₄	START ₃	START ₂	START ₁	START ₀

134 ↗

FIG. 6C

Figure 6D shows the structure of the HSI register. The register is 32 bits wide and is divided into four 8-bit fields. The first 8 bits are reserved (RSVD), the next 8 bits are the start address (START), the next 8 bits are the stop address (STOP), and the last 8 bits are reserved (RSVD).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	STOP ₁₀	STOP ₉	STOP ₈	STOP ₇	STOP ₆	STOP ₅	STOP ₄	STOP ₃	STOP ₂	STOP ₁	STOP ₀

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	START ₁₀	START ₉	START ₈	START ₇	START ₆	START ₅	START ₄	START ₃	START ₂	START ₁	START ₀

HSIGSTRTSTOP

136

FIG. 6D

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	VCLR ₁₀	VCLR ₉	VCLR ₈	VCLR ₇	VCLR ₆	VCLR ₅	VCLR ₄	VCLR ₃	VCLR ₂	VCLR ₁	VCLR ₀

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	HCLR ₁₀	HCLR ₉	HCLR ₈	HCLR ₇	HCLR ₆	HCLR ₅	HCLR ₄	HCLR ₃	HCLR ₂	HCLR ₁	HCLR ₀

SIGCLR

138

FIG. 6E




FIG. 7B




FIG. 7A

FIG. 8A




FIG. 8A




FIG. 8B

FIG. 9A is a schematic diagram of a cursor image 166A positioned at the center of a screen 160. The screen 160 is divided into an upper half 164 and a lower half 162 by a horizontal line 168. The cursor image 166A is a rectangle divided into two parts, 166B (top) and 166A (bottom), by a horizontal dashed line 170A. The distance from the top edge of the cursor image 166B to the horizontal line 168 is indicated by a double-headed arrow 170B. The distance from the bottom edge of the cursor image 166A to the horizontal line 168 is indicated by a double-headed arrow 170A. The total height of the cursor image 166 is indicated by a double-headed arrow 172.

160




FIG. 9A

FIG. 9B




FIG. 10

FIG. 11A

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	NA	NA

CURSOR_ADR_START

200

FIG. 11A

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	ADR	NA	NA

CURSOR_ADR_RESET

202

FIG. 11B

FIG. 11C is a schematic diagram of a cursor size register. The register is divided into two main sections: a cursor size field (bits 0-16) and a cursor blink field (bits 17-31). The cursor size field contains bits 0-16, with bits 0-16 labeled as CURSOR SIZE. The cursor blink field contains bits 17-31, with bits 17-31 labeled as CURSOR BLINK. The cursor size field is further divided into two sub-fields: a cursor size field (bits 0-16) and a cursor blink field (bits 17-31). The cursor size field contains bits 0-16, with bits 0-16 labeled as CURSOR SIZE. The cursor blink field contains bits 17-31, with bits 17-31 labeled as CURSOR BLINK.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DLNS5	DLNS4	DLNS3	DLNS2	DLNS1	DLNS0	CSTEP ₁	CSTEP ₀	CLINS5	CLINS4	CLINS3	CLINS2	CLINS1	CLINS0	CWID1	CWID0

CURSOR SIZE

204

FIG. 11C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R	COLO _R

CURSOR COLOR1
CURSOR COLOR2
CURSOR BLINK1
CURSOR BLINK2

206

FIG. 11D

Figure 11E shows the bit fields of the CURSORXYLOC register. The register is 32 bits wide. Bit 31 is reserved. Bits 30-27 are reserved. Bits 26-16 are YLOC[10:0]. Bits 15-0 are XLOC[15:0].

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	YLOC ₁₀	YLOC ₉	YLOC ₈	YLOC ₇	YLOC ₆	YLOC ₅	YLOC ₄	YLOC ₃	YLOC ₂	YLOC ₁	YLOC ₀

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CEN	RSVD	RSVD	RSVD	RSVD	XLOC ₁₀	XLOC ₉	XLOC ₈	XLOC ₇	XLOC ₆	XLOC ₅	XLOC ₄	XLOC ₃	XLOC ₂	XLOC ₁	XLOC ₀

CURSORXYLOC

208

FIG. 11E

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CLHEN	RSVD	RSVD	RSVD	RSVD	YLOC ₁₀	YLOC ₉	YLOC ₈	YLOC ₇	YLOC ₆	YLOC ₅	YLOC ₄	YLOC ₃	YLOC ₂	YLOC ₁	YLOC ₀

CURSOR_DHSCAN_LH_YLOC

210

FIG. 11F

[illegible]

CURSORBLINK

FIG. 11G




FIG. 12

Figure 13A shows the bit fields of the PARLLIFOUT register. The register is 32 bits wide. The bit fields are: 31: RSVD, 30: RSVD, 29: RSVD, 28: RSVD, 27: RSVD, 26: RSVD, 25: RSVD, 24: RSVD, 23: RSVD, 22: RSVD, 21: RSVD, 20: RSVD, 19: RSVD, 18: RSVD, 17: RSVD, 16: RSVD, 15: RSVD, 14: DSCA, 13: C3, 12: C2, 11: C1, 10: C0, 9: M3, 8: M2, 7: M1, 6: M0, 5: S2, 4: S1, 3: S0, 2: P2, 1: P1, 0: P0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	DSCA	C3	C2	C1	C0	M3	M2	M1	M0	S2	S1	S0	P2	P1	P0

PIXELMODE

230

FIG. 13A

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RD	DAT	DAT	DAT	DAT	DAT	DAT	DAT	DAT

PARLLIFOUT

232

FIG. 13B

FIG. 13C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	ESTR T ₃	ESTR T ₂	ESTR T ₁	ESTR T ₀	CNT3	CNT2	CNT1	CNT0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	DAT	DAT	DAT	DAT	DAT	DAT	DAT	DAT

PARLLIFIN

234

FIG. 13C

shift mode	color mode	output mode	P(23)	P(22)	P(21)	P(20)	P(19)	P(18)	P(17)	P(16)	P(15)	P(14)	P(13)	P(12)	P(11)	P(10)	P(9)	P(8)	P(7)	P(6)	P(5)	P(4)	P(3)	P(2)	P(1)	P(0)	
0x0	0x0 0x4	single pixel per clock up to 24 bits wide	R(1)	R(0)	G(1)	G(0)	B(1)	B(0)	R(7)	R(6)	R(5)	R(4)	R(3)	R(2)	G(7)	G(6)	G(5)	G(4)	G(3)	G(2)	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)	
	0x8																										
0x0	0x5	single 16-bit 565 pixel per clock	R(3)	R(2)	G(5)	G(4)	B(3)	B(2)	R(4)	R(3)	R(2)	R(1)	R(0)	R(4)	G(5)	G(4)	G(3)	G(2)	G(1)	G(0)	B(4)	B(3)	B(2)	B(1)	B(0)	B(4)	
	0x8																										
0x1	0x0 0x4	single 24 bit pixel mapped to 18 bits each clk	X	X	X	X	X	X	R(7)	R(6)	R(5)	R(4)	R(3)	R(2)	G(7)	G(6)	G(5)	G(4)	G(3)	G(2)	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)	
	0x8																									.	
0x1	0x5	single 16-bit 565 pixel mapped to 18 bits each clk	X	X	X	X	X	X	R(4)	R(3)	R(2)	R(1)	R(0)	R(4)	G(5)	G(4)	G(3)	G(2)	G(1)	G(0)	B(4)	B(3)	B(2)	B(1)	B(0)	B(4)	
	0x8																									.	
0x2	0x0	progressive scan 2 pixels per shift clock dual scan	P(20) R(4) *	P(12) G(4) *	P(4) *	P(20) R(4) *	P(12) G(4) *	P(4) *	P(23) R(7)	P(22) G(6)	P(21) G(5)	P(15) G(7)	P(14) G(6)	P(13) G(5)	P(7)	P(6) B(1) *	P(5) B(1) *	P(23) R(7)	P(22) R(6)	P(21) R(5)	P(15) G(7)	P(14) G(6)	P(13) G(5)	P(7) B(7)	P(6) B(6)	P(0)	
	0x8																										B(0)
0x3	0x0	progressive scan 4 pixels per shift clock dual scan	P(14) G(6) *	P(6) B(3) *	P(2) B(6) *	P(14) B(2) *	P(6) B(1) *	P(2) B(6) *	P(14) G(6) *	P(6) B(0) *	P(23) R(7)	P(22) R(6) *	P(15) G(7)	P(14) G(6)	P(13) G(5)	P(7)	P(6) B(1) *	P(5) B(1) *	P(23) R(7)	P(22) R(6) *	P(21) R(5)	P(15) G(7)	P(14) G(6)	P(13) G(5)	P(7) B(7)	P(6) B(6)	P(0)
	0x8																										

FIG. 14A

0x4	0x0 0x8	progressive scan 8 pixels per shift clock dual scan	P7(23) R7 *	P6(23) R6 *	P5(23) R5 *	P4(23) R4 *	P3(23) R3 *	P2(23) R2 *	P1(23) R1 *	P0(23) R0 *	P7(15) G7 *	P7(7) B7	P6(15) G6 *	P6(7) B6	P5(15) G5 *	P5(7) B5	P4(15) G4 *	P4(7) B4	P3(15) G3 *	P3(7) B3	P2(15) G2 *	P2(7) B2	P1(15) G1 *	P1(7) B1	P0(15) G0 *	P0(7) B0	
			Lower	Upper	Lower	Upper	Lower	Upper	Lower	Upper	Lower	Upper	Lower	Upper	Lower	Upper	Lower	Upper	Lower	Upper	Lower	Upper	Lower	Upper	Lower	Upper	
			P3(23) R3 *	P3(23) R3 *	P2(23) R2 *	P2(23) R2 *	P1(23) R1 *	P1(23) R1 *	P0(23) R0 *	P0(23) R0 *	P3(15) G3 *	P3(7) B3	P2(15) G2 *	P2(7) B2	P2(15) G2 *	P2(7) B2	P1(15) G1 *	P1(7) B1	P0(15) G0 *	P0(7) B0	P0(15) G0 *	P0(7) B0	P0(15) G0 *	P0(7) B0	P0(15) G0 *	P0(7) B0	
			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
0x5	0x0 0x8	2 2/3 pixels per clock	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X		
			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X		
			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X		
			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
0x6	0x0 0x8	Dual 2 2/3 pixels per clock	X	X	X	X	X	X	X	L G2	L B2	L R1	L G1	L B1	L R0	L G0	L B0	L G0	L B0	U G2	U B2	U R1	U G1	U B1	U R0	U G0	U B0
			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
0x7	0x0 0x8	CCIREN subs	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	D(7)	D(6)	D(5)	D(4)	D(3)	D(2)	D(1)	D(0)	
			**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**
0x8	0x0 0x8	LCDEN subs	**	**	**	**	**	**	**	XECL	YSCL	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	
			**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**
0x9	0x0 0x8	ACSEN subs	**	**	**	**	**	**	AC	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	
			**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**	**

- These bits are an ORed combination of the bit value shown and the next significant bit below (This rounds the color value to nearest color).

These bits do not get a substitute and are defined to the values controlled by the pixel output mode in the upper part of the table.

... These bits are pinned out in CL-EP9215 Dillon II only. They are the MSBs of the color channels.

..... Set PIXEL MODE.P13951 high to use these pins as outputs in the CL-EP9209.

FIG. 14B

FIG. 15 is a block diagram of a system for controlling a display device.




FIG. 15

FIG. 16A

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

BLINKRATE

250

FIG. 16A

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK	MASK

BLINKMASK

252

FIG. 16B

FIG. 16C is a schematic diagram of a 32-bit register structure. The register is divided into two 16-bit halves. The upper 16 bits (bits 31 to 16) are labeled 'BLINKPATRN'. The lower 16 bits (bits 15 to 0) are labeled 'PATTERNMASK'. Each 16-bit half is further divided into four 4-bit fields. The upper 4-bit fields are labeled 'RSVD' (Reserved) and the lower 4-bit fields are labeled 'P' (Pattern). The 'P' fields are further divided into two 2-bit fields, labeled 'MASK' and 'P'.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN	PATRN

BLINKPATRN

254

FIG. 16C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK	P MASK

PATTERNMASK

256

FIG. 16D

FIG. 16E is a diagram of a 32-bit BG_OFFSET register. The register is divided into two 16-bit halves. The upper half (bits 16-31) contains 16 BG_OFFSET fields. The lower half (bits 0-15) contains 16 BG_OFFSET fields. The BG_OFFSET fields are labeled BG_OFFSET[0] through BG_OFFSET[15].

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF	BGOFF

BG_OFFSET

258

FIG. 16E

FIG. 17




FIG. 17

FIG. 19 is a block diagram of a system 100 for processing video data. The system 100 includes a video source 102, a video processor 104, a video display 106, and a video storage 108. The video source 102 is connected to the video processor 104, which is connected to the video display 106. The video processor 104 is also connected to the video storage 108. The video storage 108 is connected to the video processor 104. The video processor 104 includes a video input 110, a video output 112, a video storage 114, and a video control 116. The video input 110 is connected to the video processor 104. The video output 112 is connected to the video processor 104. The video storage 114 is connected to the video processor 104. The video control 116 is connected to the video processor 104. The video processor 104 is connected to the video display 106. The video display 106 is connected to the video processor 104. The video storage 108 is connected to the video processor 104. The video storage 108 is connected to the video processor 104. The video processor 104 is connected to the video display 106. The video display 106 is connected to the video processor 104. The video storage 108 is connected to the video processor 104. The video storage 108 is connected to the video processor 104.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	FRAME	VERT	HORZ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

GRAYSCALE LUT

282

FIG. 19




FIG. 18

F.V.H def for pixel in value	FRAME	Vert	Horz	VCNT (lines)	11	11	11	10	10	10	10	10	01	01	01	00	00	00	00	GSLUT Address '4																																																																																					
																				FRAME	Pixel																																																																																				
000 001 010 011 100 101 110 111	D18 D18 D18 D18 D18 D18 D18 D18	D17 D17 D17 D17 D17 D17 D17 D17	D16 D16 D16 D16 D16 D16 D16 D16	base + 0x80 base + 0x84 base + 0x88 base + 0x8C base + 0x90 base + 0x94 base + 0x98 base + 0x9C	D15 D15 D15 D15 D15 D15 D15 D15	D14 D14 D14 D14 D14 D14 D14 D14	D13 D13 D13 D13 D13 D13 D13 D13	D12 D12 D12 D12 D12 D12 D12 D12	D11 D11 D11 D11 D11 D11 D11 D11	D10 D10 D10 D10 D10 D10 D10 D10	D09 D09 D09 D09 D09 D09 D09 D09	D08 D08 D08 D08 D08 D08 D08 D08	D07 D07 D07 D07 D07 D07 D07 D07	D06 D06 D06 D06 D06 D06 D06 D06	D05 D05 D05 D05 D05 D05 D05 D05	D04 D04 D04 D04 D04 D04 D04 D04	D03 D03 D03 D03 D03 D03 D03 D03	D02 D02 D02 D02 D02 D02 D02 D02	D01 D01 D01 D01 D01 D01 D01 D01	D00 D00 D00 D00 D00 D00 D00 D00	D00 D00 D00 D00 D00 D00 D00 D00																																																																																				
																						X X X X X X X X	X X X X X X X X	X X X X X X X X	base + 0xA0 base + 0xA4 base + 0xA8 base + 0xAC base + 0xB0 base + 0xB4 base + 0xB8 base + 0xBC	D15 D15 D15 D15 D15 D15 D15 D15	D14 D14 D14 D14 D14 D14 D14 D14	D13 D13 D13 D13 D13 D13 D13 D13	D12 D12 D12 D12 D12 D12 D12 D12	D11 D11 D11 D11 D11 D11 D11 D11	D10 D10 D10 D10 D10 D10 D10 D10	D09 D09 D09 D09 D09 D09 D09 D09	D08 D08 D08 D08 D08 D08 D08 D08	D07 D07 D07 D07 D07 D07 D07 D07	D06 D06 D06 D06 D06 D06 D06 D06	D05 D05 D05 D05 D05 D05 D05 D05	D04 D04 D04 D04 D04 D04 D04 D04	D03 D03 D03 D03 D03 D03 D03 D03	D02 D02 D02 D02 D02 D02 D02 D02	D01 D01 D01 D01 D01 D01 D01 D01	D00 D00 D00 D00 D00 D00 D00 D00	D00 D00 D00 D00 D00 D00 D00 D00																																																															
																																											X X X X X X X X	X X X X X X X X	X X X X X X X X	base + 0xC0 base + 0xC4 base + 0xC8 base + 0xCC base + 0xD0 base + 0xD4 base + 0xD8 base + 0xDC	D15 D15 D15 D15 D15 D15 D15 D15	D14 D14 D14 D14 D14 D14 D14 D14	D13 D13 D13 D13 D13 D13 D13 D13	D12 D12 D12 D12 D12 D12 D12 D12	D11 D11 D11 D11 D11 D11 D11 D11	D10 D10 D10 D10 D10 D10 D10 D10	D09 D09 D09 D09 D09 D09 D09 D09	D08 D08 D08 D08 D08 D08 D08 D08	D07 D07 D07 D07 D07 D07 D07 D07	D06 D06 D06 D06 D06 D06 D06 D06	D05 D05 D05 D05 D05 D05 D05 D05	D04 D04 D04 D04 D04 D04 D04 D04	D03 D03 D03 D03 D03 D03 D03 D03	D02 D02 D02 D02 D02 D02 D02 D02	D01 D01 D01 D01 D01 D01 D01 D01	D00 D00 D00 D00 D00 D00 D00 D00	D00 D00 D00 D00 D00 D00 D00 D00																																										
																																																																X X X X X X X X	X X X X X X X X	X X X X X X X X	base + 0xE0 base + 0xE4 base + 0xE8 base + 0xEC base + 0xF0 base + 0xF4 base + 0xF8 base + 0xFC	D15 D15 D15 D15 D15 D15 D15 D15	D14 D14 D14 D14 D14 D14 D14 D14	D13 D13 D13 D13 D13 D13 D13 D13	D12 D12 D12 D12 D12 D12 D12 D12	D11 D11 D11 D11 D11 D11 D11 D11	D10 D10 D10 D10 D10 D10 D10 D10	D09 D09 D09 D09 D09 D09 D09 D09	D08 D08 D08 D08 D08 D08 D08 D08	D07 D07 D07 D07 D07 D07 D07 D07	D06 D06 D06 D06 D06 D06 D06 D06	D05 D05 D05 D05 D05 D05 D05 D05	D04 D04 D04 D04 D04 D04 D04 D04	D03 D03 D03 D03 D03 D03 D03 D03	D02 D02 D02 D02 D02 D02 D02 D02	D01 D01 D01 D01 D01 D01 D01 D01	D00 D00 D00 D00 D00 D00 D00 D00	D00 D00 D00 D00 D00 D00 D00 D00																					
																																																																																					X X X X X X X X	X X X X X X X X	X X X X X X X X	base + 0x100 base + 0x104 base + 0x108 base + 0x10C base + 0x110 base + 0x114 base + 0x118 base + 0x11C	D15 D15 D15 D15 D15 D15 D15 D15	D14 D14 D14 D14 D14 D14 D14 D14	D13 D13 D13 D13 D13 D13 D13 D13	D12 D12 D12 D12 D12 D12 D12 D12	D11 D11 D11 D11 D11 D11 D11 D11	D10 D10 D10 D10 D10 D10 D10 D10	D09 D09 D09 D09 D09 D09 D09 D09	D08 D08 D08 D08 D08 D08 D08 D08	D07 D07 D07 D07 D07 D07 D07 D07	D06 D06 D06 D06 D06 D06 D06 D06	D05 D05 D05 D05 D05 D05 D05 D05	D04 D04 D04 D04 D04 D04 D04 D04	D03 D03 D03 D03 D03 D03 D03 D03	D02 D02 D02 D02 D02 D02 D02 D02	D01 D01 D01 D01 D01 D01 D01 D01	D00 D00 D00 D00 D00 D00 D00 D00	D00 D00 D00 D00 D00 D00 D00 D00

FIG. 20

[illegible]

302

FIG. 21

FIG. 22




FIG. 22

FIG. 24 is a diagram illustrating a sequence of four frames (FRAME 0, FRAME 1, FRAME 2, and FRAME 3) showing the evolution of a 4x4 grid of binary data (0s and 1s) over time. The frames are arranged in a 2x2 grid. The columns are labeled H, O, R, Z and the rows are labeled V, E, R, T. An arrow labeled 308 points to the H column of FRAME 0.

308 →

H O R Z

FRAME 0

V

E

R

T

1	1	0	0
1	0	1	0
0	0	1	1
1	0	1	0

FRAME 1

0	0	1	1
0	1	0	1
1	1	0	0
0	1	0	1

FRAME 2

1	0	1	0
1	1	0	0
1	0	1	0
0	0	1	1

FRAME 3

0	1	0	1
0	0	1	1
0	1	0	1
1	1	0	0

FIG. 24

FIG. 26





FIG. 26

FIG. 26





FIG. 27

[illegible]

316

FIG. 28

FIG. 29






FIG. 29

Display Type	Horizontal Resolution x Vertical Resolution	Video Clock frequency (MHz)	Frame Buffer Storage format	Display Data format	pixels per shift clock	Pixel Shift Clock frequency (MHz)	Vertical Frame Rate (Hz)
VFD	128 x 32	2	4 bpp	monochrome	8	0.25	400
LCD	128 x 64	2	4 bpp	monochrome	4	0.5	230
LCD	256 x 128	2	4 bpp	monochrome	4	0.5	60
"QVGA" TFT LCD	320 x 234	6.4	8 bpp	analog	1	6.4	80
QVGA STN LCD	320 x 240	4	4 bit RGB	4 bit RGB	1	4	50
HVGA STN LCD	640 x 240	8	4 bit RGB	4 bit RGB	1	8	50
"VGA" DC Plasma	640 x 400	16	4 bpp	monochrome	4	4	60
VGA EL	640 x 480	24	4 or 8 bpp	grayscale	8	3	75
VGA STN LCD	640 x 480	24	8 or 16 bpp	18 bit RGB	1	24	75
VGATFT LCD	640 x 480	24	8, 16, or 24 bpp	18 bit RGB	1	24	75
VGA CRT	640 x 480	25.175	8, 16, or 24 bpp	analog	1	NA	70
VGA CRT	640 x 480	32	8, 16, or 24 bpp	analog	1	NA	85
SVGA TFT LCD	800 x 600	40	8, 16, or 24 bpp	18 bit RGB	1	40	80
SVGA CRT	800 x 600	50	8, 16, or 24 bpp	analog	1	NA	85
XGA TFT LCD	1024 x 768	60	8, 16, or 24 bpp	18 bit RGB	2	30	72
XGA CRT	1024 x 768	75	8, 16, or 24 bpp	analog	1	NA	80
SXGA TFT LCD	1280 x 1024	85	8, 16, or 24 bpp	18 or 24 bit RGB	1	85	60
SXGA CRT	1280 x 1024	110	8, 16, or 24 bpp	analog	1	NA	70
SXGAW TFT LCD	1400 x 1024	90	8, 16, or 24 bpp	18 or 24 bit RGB	1	90	60
SXGA+ TFT LCD	1400 x 1050	110	8, 16, or 24 bpp	18 or 24 bit RGB	1	110	70
UXGA TFT LCD	1600 x 1200	135	8, 16, or 24 bpp	18 or 24 bit RGB	1	135	65
UXGA CRT	1600 x 1200	135	8, 16, or 24 bpp	analog	1	NA	60
UXGAW TFT LCD	1900 x 1200	135	8, 16, or 24 bpp	18 or 24 bit RGB	1	135	60
HDTV-2 LCD	1280 x 720	50	8, 16, or 24 bpp	24 bit RGB	1	50	50
HDTV-2 CRT	1280 x 720	66	8, 16, or 24 bpp	analog	1	NA	60
HDTV-4 LCD	1920 x 1080	135	8, 16, or 24 bpp	24 bit RGB	1	135	60
HDTV-4 CRT	1920 x 1080	135	8, 16, or 24 bpp	analog	1	NA	55
QXGA LCD	2048 x 1536	135	4 bpp	monochrome	8	16.875	40
QXGA CRT	2560 x 2048	135	4 bpp	monochrome	8	16.875	24
QXGA LCD	3200 x 2400	135	4 bpp	monochrome	8	16.875	17

FIG. 31

FIG. 32 is a block diagram of a system 400. The system 400 includes a processor 406, a DRAM interface 414, a SRAM & Flash interface 416, a DMA 420, a Boot ROM 424, an Ethernet 426, a USB 428, a VIDEO interface 402, Interrupts & Timers 432, I/O 434, Keypad and Touch Screen I/F 436, and a UART 440. The processor 406 is connected to the DRAM interface 414, the SRAM & Flash interface 416, the DMA 420, the Boot ROM 424, the Ethernet 426, the USB 428, the VIDEO interface 402, the Interrupts & Timers 432, the I/O 434, the Keypad and Touch Screen I/F 436, and the UART 440. The DRAM interface 414 is connected to the SRAM & Flash interface 416. The DMA 420 is connected to the Boot ROM 424. The Ethernet 426 is connected to the USB 428. The VIDEO interface 402 is connected to the Interrupts & Timers 432. The I/O 434 is connected to the Keypad and Touch Screen I/F 436. The UART 440 is connected to the Keypad and Touch Screen I/F 436.



400 →

FIG. 32




FIG. 33




FIG. 35

FIG. 36 is a block diagram of a dual-channel digital logic circuit 516. The circuit includes two parallel processing channels, 538a and 538b, each receiving a 6-bit input address (IN ADR CTR #1 and #2) and a 6-bit output address (OUT ADR CTR #1 and #2). Each channel contains a SUBTRACTOR (606a/b), a THRESHOLD (604a/b), and a COMPARATOR (610a/b). The comparators are clocked by a HOST CLOCK (600). The outputs of the comparators are connected to a series of D-type flip-flops (620a/b, 622a/b, 624a/b, 626a/b, 628a/b) which are also clocked by the HOST CLOCK. The final outputs of the flip-flops are connected to an OR gate (630) which produces the Underflow_INT signal (580). The circuit also includes an ENABLE input (632) and a feedback loop (660) from the Underflow_INT signal back to the flip-flops.

516

536a

IN ADR CTR #1

534a

538

SUBTRACTOR

606a

COMPARATOR

604a

608a

610a

HOST CLOCK

600

620a

622a

624a

626a

628a

OUT ADR CTR #2

536b

534b

SUBTRACTOR

606b

COMPARATOR

604b

608b

610b

620b

622b

624b

626b

628b

ENABLE

630

Underflow_INT

660

580

FIG. 36




FIG. 37